We present a topology-aware optimisation technique for circuits of mixed ZX phase gadgets, based on conjugation by CX gates and simulated annealing.
生成讲解博客的中文版本
生成AI智能校验的中文版本